

The background features a dark blue field with a grey trapezoidal shape in the upper right. A white waveform is visible in the grey area. A 3D wireframe plot with a color gradient from yellow to blue is positioned in the lower right. Faint circuit board patterns are also present in the bottom right corner.

Accelerating FPGA/ASIC Design and
Verification


MATLAB EXPO 2017

Tabrez Khan – Senior Application Engineer
Vidya Viswanathan – Application Engineer

Agenda


- Challenges with Traditional Implementation workflow
- Model-Based Design for Implementation
- Generate VHDL[®] and Verilog[®] code from MATLAB, Simulink, and Stateflow[®]
- Optimize the generated RTL design for area and/or speed
- Develop system-level test benches in MATLAB and Simulink for RTL verification with EDA tools
- Automate verification with FPGA-in-the-Loop
- Summary & next steps

Traditional Implementation Workflow




- Long development cycles
- Prevents short iteration cycles
- Difficult to optimize the algorithm at a system level

Separate Views of DSP Implementation




Separate Views of DSP Implementation


System Designer




FPGA Designer





Model-Based Design for Implementation




Model-Based Design for Implementation




Model-Based Design for Implementation



Model-Based Design for Implementation




Model-Based Design for Implementation



Model-Based Design for Implementation

Integrated Workflow




**All steps from
1 single GUI**

Why Model-Based Design: Achieving the Shift-Left

Reduce overall development time

- Reduced FPGA prototype development schedule
- Shorter design iteration cycle by 80%
- Improved product quality



HDL Code Generation Example

The screenshot shows the Simulink HDL Code Generation workflow. The main workspace displays a block diagram for a symmetric FIR filter. The inputs are:

- `x_in`: A signal converted from a workspace variable `:0.001:2]` (double) via a `Convert` block (Data Type Conversion).
- `h_in1`: A constant value of `-0.1339`.
- `h_in2`: A constant value of `-0.0838`.
- `h_in3`: A constant value of `0.2026`.
- `h_in4`: A constant value of `0.4064`.


 The filter block is labeled `symmetric_fir`. The output is `y_out`.

The HDL Code Generation menu is open, showing the following options:

- Test Harness
- Format
- Rotate & Flip
- Arrange
- Mask
- Library Link
- Signals & Ports
- Requirements Traceability
- Linear Analysis
- Design Verifier
- Coverage
- Model Advisor
- Fixed-Point Tool...
- Model Transformer
- C/C++ Code
- HDL Code** (highlighted)
 - Check Subsystem Compatibility
 - Generate HDL for Subsystem
 - HDL Coder Properties ...
 - HDL Block Properties ...
 - HDL Workflow Advisor** (highlighted)
 - Navigate to Code
- PLC Code
- Polyspace
- Block Parameters (Subsystem)
- Properties...
- Help

Below the menu, a blue box contains the text `Launch HDL Dialog`. Below that, a pink box contains the text `Run Demo`. At the bottom, the text `Copyright 2007 The MathWorks, Inc.` is visible.

Generate Verilog or VHDL code



Code Generation Report

- Traceability Report
- Resource Utilization Report
- Critical Path Estimation Report

Code Generation Report

Find: Match Case

Contents

- Summary
- [Clock Summary](#)
- [Code Interface Report](#)
- Timing And Area Report
 - [High-level Resource Report](#)
 - [Critical Path Estimation](#)**
- Optimization Report
 - [Distributed Pipelining](#)
 - [Streaming and Sharing](#)
 - [Delay Balancing](#)
 - [Adaptive Pipelining](#)
- [Traceability Report](#)

Generated Source Files

- [symmetric_fir.vhd](#)

Referenced Models

Critical Path Report for sfir_fixed/symmetric_fir

Summary Section

Critical Path Delay : 6.9100 ns
 Critical Path Begin : [ud8](#)
 Critical Path End : [y_out_pre](#)
 Highlight Critical Path: [hdl_prj\hdlsrc\sfir_fixed\criticalPathEstimated.m](#)

Critical Path Details

Id	Propagation (ns)	Delay (ns)	Block Path
1	0.2980	0.2980	ud8
2	1.4960	1.1980	a1
3	5.5000	4.0040	m1
4	5.5000	0.0000	a5
5	6.9100	1.4100	y_out_pre

symmetric_fir View All

sfir_fixed > symmetric_fir

Search current and below...

ud3

- Main
- SampleTime -1
- Other


OK Help

What's new?

Native Floating-Point

Generate target-independent synthesizable RTL from single-precision floating-point models

- Good for:
 - Designs with high dynamic range calculations
 - Getting started prototyping FPGAs without having to perform fixed-point conversion
- Mix integer, fixed-point, and floating point operations to balance numerical accuracy versus hardware resource usage
- Over 130 Simulink blocks supported
- [Demo video](#)



```
ENTITY nfp_mul_comp IS
  PORT( clk      : IN    std_logic;
        reset    : IN    std_logic;
        enb      : IN    std_logic;
        nfp_in1  : IN    std_logic_vector(31 DOWNTO 0); -- ufix32
        nfp_in2  : IN    std_logic_vector(31 DOWNTO 0); -- ufix32
        nfp_out  : OUT   std_logic_vector(31 DOWNTO 0) -- ufix32
        );
END nfp_mul_comp;

ARCHITECTURE rtl OF nfp_mul_comp IS
  SIGNAL AS      : std_logic; -- ufix1
  SIGNAL AE      : unsigned(7 DOWNTO 0); -- ufix8
  SIGNAL AM      : unsigned(22 DOWNTO 0); -- ufix23
  <snip>
  <snip>
BEGIN
```

HDL Optimizations: What, How and Why?

Does this meet timing?

Does it fit on my FPGA?

Does it do the right thing?




FPGA Engineer

The three golden questions:

1. Speed: Does it meet timing?
2. Area: Does it fit on my FPGA?
3. Validation: Does it do the right thing?

HDL optimizations assists the engineer in meeting these constraints

Critical Timing Path



- ✓ Critical path highlighting
- ✓ Helps you identify speed bottlenecks

Speed Optimization

Summary Section

Critical Path Delay : 6.910 ns

Maximum rate = 145 MHz

Critical Path Begin : [ud8](#)


Critical Path End : [y_out_pre](#)

Highlight Critical Path: [hdl_prj\hdlsrc\symmetric_fir_fixed\criticalPathEstimated.m](#)

Critical Path Details

Id	Propagation (ns)	Delay (ns)	Block Path
1	0.2980	0.2980	ud8
2	1.4960	1.1980	a1
3	5.5000	4.0040	m1
4	5.5000	0.0000	a5
5	6.9100	1.4100	y_out_pre

Is this the best rate that is achievable??



- ✓ Automatic pipelining
- ✓ Helps you meet speed objectives

Speed Optimization

Output Pipelining

The image shows a Simulink model of a symmetric FIR filter. The model includes a 'Convert' block for data type conversion, several constant blocks for coefficients, and a 'symmetric_fir' block. A context menu is open over the 'symmetric_fir' block, with 'HDL Code' selected. A callout box explains that the HDL Block Properties dialog shows how to use output pipelining to check and verify HDL for a symmetric FIR filter, with the example code: `fir_fixed/symmetric_fir')` and `fir_fixed/symmetric_fir')`.

The 'HDL Properties: symmetric_fir' dialog is shown with the 'Target Specification' tab active. The 'Implementation' section is set to 'Module'. Under 'Implementation Parameters', the 'OutputPipeline' parameter is set to 5, which is highlighted in orange. Other parameters include AdaptivePipelining, BalanceDelays, ClockRatePipelining, ConstrainedOutputPipeline, DistributedPipelining, DSPStyle, FlattenHierarchy, InputPipeline, SharingFactor, and StreamingFactor.

Buttons at the bottom of the dialog include OK, Cancel, Help, and Apply.

Launch HDL Dialog

Run Demo

Copyright 2007 The MathWorks, Inc.

Speed Optimization

Output Pipelining

Summary Section

Critical Path Delay : 6.940 ns


Critical Path Begin : [ud8](#)

Critical Path End : [out_0_pipe](#)

Highlight Critical Path: [hdl_prj\hdlsrc\sfir_fixed\criticalPathEstimated.m](#)

Critical Path Details

Id	Propagation (ns)	Delay (ns)	Block Path
1	0.2980	0.2980	ud8
2	1.4960	1.1980	a1
3	5.5000	4.0040	m1
4	5.5000	0.0000	a5
5	6.9100	1.4100	y_out_pre
6	6.9400	0.0300	out_0_pipe



Where do I place the pipeline registers??

Speed Optimization

Distributed Pipelining

The image shows a Simulink block diagram of a symmetric FIR filter. The inputs are: a double value converted to sfix16_En10 (x_in), and four constants (-0.1339, -0.0838, 0.2026, 0.4064) converted to sfix16_En10 (h_in1 to h_in4). The outputs are y_out and delayed_xout. A context menu is open over the symmetric_fir block, with 'HDL Code' selected. A callout box points to the HDL Code menu item with the text: "The screenshot shows how to use the HDL Code menu to check, generate, and verify HDL for a symmetric FIR filter. To type the following: fir_fixed/symmetric_fir' fir_fixed/symmetric_fir'".

The HDL Properties dialog for symmetric_fir is open, showing the Target Specification tab. The Architecture is set to Module. Under Implementation Parameters, Distributed Pipelining is set to on. Other parameters include AdaptivePipelining (inherit), BalanceDelays (inherit), ClockRatePipelining (inherit), ConstrainedOutputPipeline (0), DSPStyle (on), FlattenHierarchy (inherit), InputPipeline (0), OutputPipeline (5), SharingFactor (0), and StreamingFactor (0).

Launch HDL Dialog

Run Demo

Copyright 2007 The MathWorks, Inc.

Speed Optimization

Distributed Pipelining

Summary Section

Critical Path Delay : 4.332 ns

Critical Path Begin : rd_16


Critical Path End : rd_13

Highlight Critical Path: [hdl_prj\hdlsrc\sfir_fixed\criticalPathEstimated.m](#)


Maximum rate = 235 MHz

Critical Path Details


Id	Propagation (ns)	Delay (ns)	Block Path
1	0.2980	0.2980	rd_16
2	4.3020	4.0040	m2
3	4.3320	0.0300	rd_13



Area Optimization



'N' (say 20) multipliers, each running at 1 clock cycle



1 multiplier running at 'N' (20) clock cycles

Area Optimization

Resource Sharing

The image shows a Simulink model of a symmetric FIR filter. The model includes a 'Convert' block for data type conversion, followed by a 'symmetric_fir' block. The inputs to the filter are constants: 0.001:2], -0.1339, -0.0838, 0.2026, and 0.4064. A context menu is open over the 'symmetric_fir' block, with 'HDL Code' selected, and a sub-menu showing 'HDL Block Properties ...' highlighted. A yellow callout box contains the text: 'The screenshot shows how to use the HDL Block Properties dialog to check, and verify HDL for a symmetric FIR filter. To type the following: fir_fixed/symmetric_fir'.

The 'HDL Properties: symmetric_fir' dialog is open, showing the 'Target Specification' tab. The 'Architecture' is set to 'Module'. Under 'Implementation Parameters', the 'SharingFactor' is set to 4, and the 'StreamingFactor' is set to 0. A green box highlights these two settings.

Buttons at the bottom of the dialog include 'OK', 'Cancel', 'Help', and 'Apply'. A blue button labeled 'Launch HDL Dialog' and a 'Run Demo' button are also visible.

Copyright 2007 The MathWorks, Inc.

Area Optimization

Resource Sharing

Generic Resource Report for symmetric_fir_fixed

Summary

Multipliers	4
Adders/Subtractors	7
Registers	27
Total 1-Bit Registers	559
RAMs	0
Multiplexers	0
I/O Bits	135
Static Shift operators	0
Dynamic Shift operators	0




Generic Resource Report for symmetric_fir_fixed

Summary

Multipliers	1
Adders/Subtractors	9
Registers	38
Total 1-Bit Registers	814
RAMs	0
Multiplexers	6
I/O Bits	135
Static Shift operators	0
Dynamic Shift operators	0

Area Optimization

Resource Sharing



Block Parameters: m4 ✕

Product

Multiply or divide inputs. Choose element-wise or matrix product and specify one of the following:

- * or / for each input port. For example, `**/*` performs the operation `'u1*u2/u3*u4'`.
- scalar specifies the number of input ports to be multiplied.

If there is only one input port and the Multiplication parameter is set to Element-wise(.*), a single * or / collapses the input signal using the specified operation. However, if the Multiplication parameter is set to Matrix(*), a single * causes the block to output the matrix unchanged, and a single / causes the block to output the matrix inverse.

Main Signal Attributes

Number of inputs:

Multiplication: Element-wise(.*)


Sample time: ⓘ *Not recommended for this block. Set to -1 to remove. [Why?](#)*

What's new?


Adaptive Pipelining

Specify synthesis tool and target clock frequency for automatic pipeline insertion and balancing


- Automatically inserts pipeline registers to meet target frequency
 - On by default
 - Adds pipeline registers on parallel paths to balance number of stages
- Good for:
 - Getting started prototyping FPGAs without worrying about manually inserting Delay blocks




Integrated HDL Verification



Co-Simulation with HDL Simulator




Model-Based Design for Implementation



FPGA-in-the-Loop (FIL) for any HDL code

- Part of HDL Verifier
- Easy to setup using FIL Wizard
- Fast simulation
 - HDL runs on FPGA
 - Gigabit Ethernet data transfer



FPGA-in-the-Loop Wizard

Steps

- Hardware Options
- > Source Files
- DUT I/O Ports
- Build Options

Actions


Specify the source files for the HDL design. The FIL Wizard will attempt to infer the file type in the File Type column if it is incorrect. Enter a check next to the file name that contains the top-level module. Change the file type if incorrect in the Top-level module name field.

Source Files:

File	File Type	Top-level
hdlsrc\D_component.vhd	VHDL	<input type="checkbox"/>
hdlsrc\I_component.vhd	VHDL	<input type="checkbox"/>
hdlsrc\Controller.vhd	VHDL	<input checked="" type="checkbox"/>

Top-level module name:

Status



Supported Xilinx boards

- | | |
|-----------|-------|
| KC 705 | SP605 |
| ML605 | SP601 |
| ML505 | ML401 |
| ML506 | ML402 |
| ML507 | ML403 |
| XUP Atlys | |
| XUP-V5 | |

Supported Altera boards

- | | |
|----------|-------------|
| Arria II | Cyclone III |
| DE2-115 | Cyclone IV |

Automation FPGA-in-the-Loop Verification

The screenshot displays the HDL Workflow Advisor interface for a project named 'my_equalizer_sim_optimization/EqualizerAlgorithm'. The workflow is organized into four main stages:

- 1. Set Target**
 - 1.1. Set Target Device and Synthesis Tool (Completed)
- 2. Prepare Model For HDL Code Generation**
 - 2.1. Check Global Settings
 - 2.2. Check Algebraic Equations
 - 2.3. Check Block Connections
 - 2.4. Check Sample Times
 - 2.5. Check FPGA-in-the-Loop Compatibility
- 3. HDL Code Generation**
 - 3.1. Set Code Generation Options
 - 3.2. Generate RTL Code and Testbench
 - 3.3. Verify with HDL Cosimulation
- 4. FPGA-in-the-Loop Implementation**
 - 4.1. Set FPGA-in-the-Loop Options
 - 4.2. Build FPGA-in-the-Loop

The '1.1. Set Target Device and Synthesis Tool' configuration panel is active, showing the following settings:

- Analysis: (^Triggers Update Diagram)
- Set Target Device and Synthesis Tool for HDL code generation: [Dropdown]
- Input Parameters: [Dropdown]
- Target workflow: FPGA-in-the-Loop
- Target platform: [Dropdown menu open, showing various boards like Xilinx Virtex-6 ML605, Altera Arria II GX, etc.]
- Family: Virtex6
- Package: ff1156
- Project folder: [Text field]
- Set Target Lib: [Checkbox]
- Buttons: Run This Task, Launch Board Manager, Browse...
- Result: ✔ Pass
- Status: Passed Set Target Device and Synthesis Tool.



Three callout boxes provide additional context:

- Integration with FPGA development boards**: Points to the 'Target platform' dropdown menu.
- Add your own FPGA board (needs Ethernet)**: Points to the 'Launch Board Manager' button.
- Automatic creation of FPGA-in-the-Loop verification models**: Points to the '1.1. Set Target Device and Synthesis Tool' step in the workflow tree.

New FPGA Families and Boards Supported by FIL

R2017a

- FPGA Family
 - Virtex Ultrascale
- FPGA board
 - Artix-7 Arty (JTAG)
 - Virtex-7 VC709 (JTAG, PCIe)
 - Virtex Ultrascale VCU110 (JTAG)



SystemVerilog DPI Test Bench

R2017a

- Previously only available via command-line interface
- Now it's available in Config Param as well as HDL Workflow Advisor

Test Bench Generation Output

HDL test bench

Cosimulation model

SystemVerilog DPI test bench

Simulation tool: Cadence Incisive HDL code coverage

HDL Verifier: HDL Code Coverage

Activate HDL simulator code coverage in generated test benches

- Works for cosimulation, SystemVerilog DPI, or vector-based testbenches
- Supports Mentor Graphics Questa Sim and Cadence Incisive

```

>> makehdltb('sfir_fixed/symmetric_fir',...
>> 'GenerateSVDPIITestBench', 'ModelSim', ...
>> 'HDLCodeCoverage', 'on', )

```

Test Bench Generation Output

- HDL test bench
- Cosimulation model
- SystemVerilog DPI test bench

Simulation tool: **Mentor Graphics Modelsim** HDL code coverage

Questa Coverage Report

Number of tests run:	1
Passed:	0
Warning:	1
Error:	0
Fatal:	0

[List of tests included in report...](#)

[List of global attributes included in report...](#)

[List of Design Units included in report...](#)

Coverage Summary by Structure:

Design Scope	Coverage
Controller_dpi_tb	92.33%
u_Controller	92.33%


Coverage Summary by Type:

Total Coverage:						95.19%	92.33%
Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage	
Statements	39	39	0	1	100.00%	100.00%	
Branches	11	9	2	1	81.81%	81.81%	
Toggles	2720	2589	131	1	95.18%	95.18%	

HDL Verifier: FPGA Data Capture

Probe internal FPGA signals to analyze in MATLAB or Simulink

- Debug signals in a free-running FPGA directly in MATLAB or Simulink
- Generates a block to add into the VHDL/Verilog design going onto the FPGA
- Collects and visualizes the data in MATLAB or Simulink
- [Demo video](#)



Available as part of HDL Verifier Xilinx/Intel hardware support packages

» generateFPGADataCaptureIP

Harris Accelerates Verification of Signal Processing FPGAs

Challenge

Streamline a time-consuming manual process for testing signal processing FPGA implementation

Solution

Use HDL Verifier to verify the HDL design from within MATLAB

Results

- Functional verification time cut by more than 85%
- 100% of planned test cases completed
- Design implemented defect-free



Harris FPGA-based system.

“HDL Verifier enabled us to greatly reduce functional verification development time by providing a direct cosimulation interface between our MATLAB model and our logic simulator. As a result, we verified our design earlier, identified problems faster, completed more tests, and compressed our entire development cycle.”

Jason Plew
Harris Corporation

[Link to user story](#)

Lockheed Martin Develops Configurable, Space-Qualified Digital Channelizer Using MathWorks Tools

Challenge

Design and implement a reconfigurable, space-qualified digital channelizer

Solution

Use Simulink to model and simulate the system, and HDL Verifier with Mentor Graphics ModelSim to verify the VHDL implementation

Results

- Verification time reduced by 90%
- Overall development time shortened by eight months
- Key algorithms reused, saving 50% of design effort on subsequent projects



Artist's rendition of one of the satellites that will carry Lockheed Martin's digital channelizer.

"With Simulink and HDL Verifier, simulation and verification are performed in one environment. As a result, we can test the design from end to end, improving quality and ensuring design accuracy and validity."

Bradford Watson
Lockheed Martin Space Systems

[Link to user story](#)

Summary

- **Respect project timeline**
 - Discover issues early through simulation
 - Fast code turnarounds allow better design trade-offs
- **Collaborate in multidisciplinary teams**
 - Use one Model for Design and Implementation
 - Seamlessly integrate version management
 - Graphically compare models
- **Create working code**
 - Analyze fixed-point impact before going to implementation
 - Auto-generate bug free code
 - Verify early through co-simulation with FPGA's
- **Achieve required efficiency**
 - Optimize through advisors and automatic optimizations



Call To Action

Learn more with recorded webinars & videos

- [Accelerate Design Space Exploration Using HDL Coder Optimizations](#)
- [HDL Implementation and Verification of a High-Performance FFT](#)
- [Using Custom Boards for FPGA-in-the-Loop Verification](#)
- [A Guided Workflow for Zynq Using MATLAB and Simulink](#)
- [HDL Verifier: FPGA Data Capture](#)

 **MathWorks®** | *Training Services*

Generating HDL Code from Simulink

two-day course shows how to generate and verify HDL code from a Simulink® model using HDL Coder™ and HDL Verifier™

Topics include:

- Preparing Simulink models for HDL code generation
- Generating HDL code and testbench for a compatible Simulink model
- Performing speed and area optimizations
- Integrating handwritten code and existing IP
- Verifying generated HDL code using testbench and cosimulation



Programming Xilinx Zynq SoCs with MATLAB and Simulink

two-day course focuses on developing and configuring models in Simulink® and deploying on Xilinx® Zynq®-7000 All Programmable SoCs. For Simulink users who intend to generate, validate, and deploy embedded code and HDL code for software/hardware codesign using Embedded Coder® and HDL Coder™.

A ZedBoard™ is provided to each attendee for use throughout the course. The board is programmed during the class and is yours to keep after the training.

Topics include:

- Zynq platform overview and environment setup, introduction to Embedded Coder and HDL Coder
- IP core generation and deployment, Using AXI4 interface
- Processor-in-the-loop verification, data interface with real-time application
- Integrating device drivers, custom reference design


 **MathWorks®** | *Training Services*

DSP for FPGAs

This three-day course will review DSP fundamentals from the perspective of implementation within the FPGA fabric. Particular emphasis will be given to highlighting the cost, with respect to both resources and performance, associated with the implementation of various DSP techniques and algorithms.

Topics include:

- Introduction to FPGA hardware and technology for DSP applications
- DSP fixed-point arithmetic
- Signal flow graph techniques
- HDL code generation for FPGAs
- Fast Fourier Transform (FFT) Implementation
- Design and implementation of FIR, IIR and CIC filters
- CORDIC algorithm
- Design and implementation of adaptive algorithms such as LMS and QR algorithm
- Techniques for synchronisation and digital communications timing recovery



MathWorks®

Accelerating the pace of engineering and science

Speaker Details

Email: tabrez.khan@mathworks.in
Vidya.viswanthan@mathworks.in

Contact MathWorks India

Products/Training Enquiry Booth

Call: 080-6632-6000

Email: info@mathworks.in

Your feedback is valued.

Please complete the feedback form provided to you.