HDL Verifier

HDL Cosimulation

HDL cosimulation with HDL Verifier lets you verify that your HDL code matches your MATLAB algorithm and Simulink models by providing visibility into the HDL code. You can assess how differences between expected results and HDL simulation could affect the design at the system level.

HDL Verifier provides an HDL Cosimulation Wizard that automatically connects Cadence Incisive, Mentor Graphics ModelSim, and Questa HDL simulators to MATLAB and Simulink.

Cosimulation in Simulink using the HDL Cosimulation Wizard.
Cosimulation in Simulink using the HDL Cosimulation Wizard. You can automate the HDL verification workflow and gain insight into how your design performs at the system level and the logic level.
Next: FPGA-in-the-Loop Test Benches

Try HDL Verifier

Get trial software

Accélérez votre flot de conception FPGA avec Simulink et l’approche Model-Based Design

View webinar